DS90

1110-1x

DS90-1x Computer board

E

Diab Data AB
Box 2029 S-183 02 TÄBY
SWEDEN
Record of changes:

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>870410</td>
<td>Pages 1,30,31,40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Minor correction of text in figure)</td>
</tr>
<tr>
<td>D</td>
<td>880930</td>
<td>New print format</td>
</tr>
<tr>
<td>E</td>
<td>890427</td>
<td>Changed pages: 42</td>
</tr>
</tbody>
</table>

(C) Copyright 1989 Diab Data AB, Täby
1. DESCRIPTION

DS90-1x is a high performance low cost single board computer based on the 16/32 bits M68010 CPU, primarily intended to support industrial control and office automation applications.

The basic configuration is one large board (1110-1x) with the following resources. This board is described in this datasheet.

- M68010 CPU with 10 MHZ clock, with no wait states.
- 512 KB up to 2 Mb memory. (Up to 4 Mb with mounted expansion. Includes error detection and correction.
- Two-level memory management unit, supporting up to 4 Mb virtual memory per process.
- DMA with 4 independant channels.
- Optional floating point processor (NS32081).
- 4 serial V24-ports. (Up to 12 ports with mounted boards.)
- Two high performance SASI interfaces. E.g. for Winchester disc and tape streamer.
- Floppy interface for up to two 5 1/4 inches -floppy drives and two 8 inches -floppy drives.
- Flexible interface expansion capability for DataBoard I/O, VME-boards, graphics and others, using a expansion backplane mounted on the basic board.
The two main versions of DS90-1x are:

- **DS90-10** Business version, DataBoard and VME expansion, using the computer board version 1110-12.
- **DS90-11** Industry version with DataBoard expansion, using the computer board version 1110-11.

The main components in a system are:

- **1110-1x** Computer board, 2 Mb memory, 4 serial ports.
- **2107-00** 2 Mb memory for direct mounting on 1110-1x.
- **5172-00** 4 serial V2i-ports. Two 5172-boards can be mounted on 1110-1x.
- **5173-00** Expansion backplane for the industry version for mounting on the 1110-11, with
  - 1 DataBoard I/O-positions.
  - 1 General expansion connector.
- **5175-00** DS90-11 Control panel.
- **5182-00/5183-00** DS90-10 Control panel.
- **5180-00/5181-00** Expansion backplane for the business version for mounting on the 1110-10, with
  - 4 DataBoard I/O-positions.
  - 2 VME-bus positions.
  - 1 Special expansion port.
- **7140-00** NS32081 FPU option.

These are described in separate datasheets.

For further I/O-expansion a DataBoard I/O-expansion rack is available connected through the 4202/4203-00 adapters. Alternatively I/O/IO-systems for direct industrial level signals can be connected.
2. BLOCK DIAGRAMS

2.1 Hardware block diagram.

Control panel LEDs and Key Power supply

Expand to 4 * V24
8 * V24 Serial channels
2.1 Software environment. Logical addresses.

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000 H</td>
<td>0 Mb</td>
</tr>
<tr>
<td>800000 H</td>
<td>8 Mb</td>
</tr>
<tr>
<td>C00000 H</td>
<td>12 Mb</td>
</tr>
<tr>
<td>FFFFFF H</td>
<td>16 Mb</td>
</tr>
</tbody>
</table>

- **DB4680 I/O-strobes**: F00000-FFFFFH
- **Floppy 0,1,2,3 control**: FDB000-FDB037H
- **SASI 1 control**: FD0000-FD009FH
- **SASI 0 control**: FD5000-FD509FH
- **SCC serial V24 0..11**: FC0000-FC0077H

Each group and in addition each Card select in DB4680 can be separately user protected.

- **System control space.**
- **Always user protected.**
- **Reserved for future use.**

**DMA control**
- Floating point circuit (Option)
- Error Correction status register
- Watchdog
- CIO:C/T 3 System interval clock
- CIO:C/T 2 General counter/timer
- CIO:C/T 1 General counter/timer
- CIO:C NVRAM, Real time clock
- CIO:B Context, EDC enable, MMU, Boot
- CIO:A SASI, Floppy, DB4680 interrupts
- MMU Page tables
- MMU segment tables

**Physical address**

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>400000 H</td>
<td>4 Mb</td>
</tr>
<tr>
<td>000000 H</td>
<td>0</td>
</tr>
</tbody>
</table>

**Memory space**
- 4 Mb virtual memory.
- **Memory mapping**
- **MMU**
- **Page size:**
  - 2 kb.

**Physical memory**
- 1 Mb
- 2 Mb from 512 kb up to 4 Mb
- 512 Kb

**Boot PROM**
- 16 Kb

**Physical address**
- 4 Mb
### 3. SUMMARY OF I/O AND SYSTEM SPACE ACCESS ADDRESSES

<table>
<thead>
<tr>
<th>I/O-SPACE</th>
<th>Address range</th>
<th>Bits</th>
<th>2222 1111 1111 11</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data-Board:</td>
<td>FE0001-FFFBDD Hex</td>
<td>1111 1111 CCC0 C000 c000 SS01</td>
<td></td>
</tr>
<tr>
<td>CS* bits:</td>
<td>S 4321 0 76</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Special CSB:</td>
<td>1 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EXP:</td>
<td>1 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I/O-strobe 0..5:</td>
<td>0 S SS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Floppy:</td>
<td>FDB001-FDB08F Hex</td>
<td>1111 1111 1011 0000 CD00 0ww1</td>
<td></td>
</tr>
<tr>
<td>WD1797 reg 0..3:</td>
<td>0 ww</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ctrl-Stat reg:</td>
<td>1 00</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SASI 1:</td>
<td>FD6000-FD609F Hex</td>
<td>1111 1101 0110 0000 C00b bbbb</td>
<td></td>
</tr>
<tr>
<td>Buffer word addr 0..15:</td>
<td>0 b bbbb</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Control with pointer:</td>
<td>1 b bbbb</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SASI 0:</td>
<td>FD5000-FD509F Hex</td>
<td>1111 1101 0101 0000 C00b bbbb</td>
<td></td>
</tr>
<tr>
<td>Buffer word addr 0..15:</td>
<td>0 b bbbb</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Control with pointer:</td>
<td>1 b bbbb</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SCC:</td>
<td>FC0001-FC0077 Hex</td>
<td>1111 1111 0000 0000 0000 0000</td>
<td></td>
</tr>
<tr>
<td>SCC nr 0..7:</td>
<td>SSS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>c (0=Ch.B, 1=Ch.A):</td>
<td>c</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D (0=Ctrl, 1=Data):</td>
<td>D</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### SYSTEM SPACE

<table>
<thead>
<tr>
<th>SYSTEM SPACE</th>
<th>Address range</th>
<th>Bits</th>
<th>2222 1111 1111 11</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMA:</td>
<td>830100-8301FF Hex</td>
<td>1000 0011 0000 0001 aaaa aaaa</td>
<td></td>
</tr>
<tr>
<td>Register 0..255:</td>
<td>aaaa aaaa</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PPU:</td>
<td>820100-8201FF Hex</td>
<td>1000 0010 0000 0001 aaaa aaaa</td>
<td></td>
</tr>
<tr>
<td>Register 0..255:</td>
<td>aaaa aaaa</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EDC:</td>
<td>810100 Hex</td>
<td>1000 0001 0000 0001 0000 0000</td>
<td></td>
</tr>
<tr>
<td>Watchdog:</td>
<td>810100 Hex (</td>
<td>= EDC)</td>
<td>1000 0001 0000 0001 0000 0000</td>
</tr>
<tr>
<td>CIO:</td>
<td>800101-800107 Hex</td>
<td>1000 0000 0000 0000 0000 0000 0pp1</td>
<td></td>
</tr>
<tr>
<td>Port (0=C,1=B,2=A,3=Ctrl):</td>
<td>pp</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MMU:</td>
<td>800000-88F880 Hex</td>
<td>1SSS SSSS Spp p000 p000 0000</td>
<td></td>
</tr>
<tr>
<td>Segment 0..127:</td>
<td>SSS SSSS S</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Page 0..15 in segm:</td>
<td>SSSSSSSSSSpp p</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NOTE! CIO-B selects the process number (0..15):</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Segment address = 800000+Segm*8000 Hex</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Page address = 800000+Segm<em>8000+Page</em>200+80 Hex</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
4. HARDWARE CONFIGURATION AND INSTALLATION.

4.1 Configuration

The 1110-1x computer board are mounted in different types of DS90-1x cabinets, depending on the version. The industry version (DS90-11) is mounted in a 19 inches chassis with the DataBoard expansion as standard, while the business version (DS90-10) is mounted in a special cabinet with the VME and DataBoard expansions.

The 1110-1x board contains the following main parts:

- **General system control area** with the CPU, DMA, Boot-PROM and the optional floating point processor.
- **Memory area** (2 MB). One expansion board (2 MB) can be mounted on the board, immediately above the standard memory.
- **Serial channels**. Two expansion boards can be mounted on the chassis above this area, connected through a ribbon cable. These connectors are easily accessed from the back of the system.
- **SASI interfaces**. Two independent interfaces.
- **Floppy interface**. One interface is used for both the 8 inches and the 5 1/4 inches floppy drives.

Through the expansion connector in the center of the board, different types of expansion systems can be connected, mechanically mounted on the chassis. Any expansion boards on an optional expansion backplane shall be inserted from the back of the system, above the serial channels (Example: DataBoard I/O-boards).
Connectors on the board

Connector (6P) for expansion with:
- DataBoard bus
- VME bus

Control panel connector (5P)

5" Floppy connector (12P)
8" Floppy connector (11P)

Power connector (13P)

SCSI/SASI ch.1 connector (14P)

2MB memory

Optional power connector (1P)

Connector for serial port expansion (4P)

Serial (V24) connectors
1 = console (10P)
0 = printer (9P)
3 = tty03 (8P)
2 = tty02 (7P)

SCSI/SASI ch.0 connector (15P)
Jumpers and memory bank layout

The jumpers are shown below with their normal setting. For multipin jumpers, a dot indicates pin 1.

**S1:** OPEN. Optionally connect external NMI* switch here. (See the S3 jumper).

**S3:** CLOSED. Connects the battery to the real-time clock circuit.

**S5:** NORMAL: Early warning enabled from watchdog. Gives NMI*.

**S5:** NMI* generated externally by closing a button connected to the S1 jumper. For testing only.
4.2 Installation

**Installing the 1110-1x mechanically.**

**Business version (DS90-10)**

In the business version the computer board is mounted in a standing chassis. The 5180-00/5181-00 expansion backplane is standard with DataBoard and VME expansion.

First mount any expansion memory directly on the board. Other expansions are mechanically mounted directly on the chassis. The computer board (1110-10) is mounted vertically with 8 screws.

**Industry version (DS90-11)**

In the industry version the computer board is mounted in a box for a 19 inches rack system. The 5173-00 DataBoard expansion backplane is standard.

First mount any memory expansion directly on the board. Other expansions are mechanically mounted directly on the chassis. The computer board (1110-11) is mounted on the bottom of the box with 8 screws.
Power connections.

Connect the power and the power control signals to either of the two available connectors, depending on the mechanical requirements. When an external power supply is used, the 1P connector on the back is used and the 13P connector is used with an internal supply.

The power control signals are:

**POWER*** Active low power-on signal from the computer board. Normally activated by the control panel switch. Alternatively a software command can pull this output low, through an open-collector, TTL-level non-isolated circuit.

**ACLOW*** Power-low input signal from external power fail detection circuitry. Active low means power low and will interrupt the computer. Non-isolated TTL-level input.

**NOTE:** Must be high (+5V) from external source, during normal operation.

General comments on power connection to a computer system:

1 - Always use transient filter circuitry on the mains connector.

2 - The following rules apply for equipments, connected directly without galvanic isolation between them:

Always connect all equipments to the same 220V AC phase. If the distance between different equipments are large and isolated communication is not used, a separate power cable should be provided to assure this requirement.

The chassis earth in all equipments should be interconnected and should only be connected to mains earth on one point in the system.

If possible, the 0V logic level should only be connected to the chassis earth on one point in the system. This point should be close to the computer power supply.

3 - Calculate the maximum current in the +5V and +12V/-12V cables and the total current in the 0V cables to assure that the cables selected supports this current without voltage drops.
Installing peripherals, expansions and options.

Normally turn the power off before connecting any equipments. Only the serial channels can be connected / disconnected on-line, with care.

- Control panel.
- Minifloppy (5 1/4 inches) drives.
- Standard floppy (8 inches) drives.
- Winchester drives and tape streamers.
- Terminals, printers, modems and other serial equipments.
- Floating point option.
- Boot-PROM.
- Battery.
- Memory expansion.
- Serial port expansion.
- Expansion backplanes.
Control panel

The control panel is connected through a ribbon cable to the board. Max cable length is 1 m.

Mini-floppy (5 1/4 inches) drives

Up to 2 mini-floppy drives can be connected in parallel to the mini-floppy connector (12P) through a ribbon cable. Max cable length is 2 m. The drive identity shall be set by jumpers on the drive controller to different values, normally 0 and 1. The S6 jumper is normally set to give the head load signal (HLDL*) on pin 4 in the mini-floppy connector. For details, see the technical description.

Standard floppy (8 inches) drives

Up to 2 standard floppy drives can be connected in the same way as described for the mini-floppy above but to the 8 inches floppy connector (11P).

Winchester disc drives and tape streamers drives

These are connected to the SASI connectors (11P and 15P). For highest performance one drive (with controller) should be connected to each SASI channel. The drive identities are set to 0 on both drives in this case. The following is standard:

SASI 0: Connector 15P: Winchester drive with controller.
SASI 1: Connector 14P: Tape streamer or second winchester with controller.

It is possible to connect up to 8 units on each connector, with a different drive identity on each.

Terminals, printers, modems and other serial equipments.

These are connected at the serial ports with standard connectors. The cables shall have DA15S connectors. See the connector section for the pinning. For system compatibility, the channels are used as:

<table>
<thead>
<tr>
<th>Channel</th>
<th>Pinout</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ch.2</td>
<td>7P</td>
</tr>
<tr>
<td>Ch.3</td>
<td>8P</td>
</tr>
<tr>
<td>Ch.0</td>
<td>9P</td>
</tr>
<tr>
<td>Ch.1</td>
<td>10P</td>
</tr>
<tr>
<td>(tty02)</td>
<td>(tty03)</td>
</tr>
<tr>
<td>(line)</td>
<td>(console)</td>
</tr>
<tr>
<td>(printer)</td>
<td></td>
</tr>
</tbody>
</table>
Floating point option kit (7140-00).

The 7140-00 kit consists of an NS32081 FPP and an 8039 PAL circuit. The circuit NS32081 from National Semiconductor is installed in the 24-pin socket (18F) to the left of the DMA and CPU circuits. The PAL is inserted in the socket in position 6J. Note the orientation of the circuits according to the figure below.

Standard DNIX software will handle the floating point unit.

---

Boot-PROM

A standard boot-PROM is always delivered mounted in the system. The boot-PROM is of the type EPROM 27128 (16 kbytes) and is mounted in the 28-pin socket (188) near the battery. See the figure above.

Battery

The battery is always delivered mounted in the system. The battery type is GE 013 or equivalent and the position and polarity is shown in the figure above. Be sure to open the S3 jumper while the battery is soldered and close it afterwards to connect the battery.
Memory expansion.

The onboard memory is 2 Mbytes as standard, but can be equipped in steps of 512 Kbytes banks, by inserting 256-bit RAM circuits. If the error detection and correction logic (EDC) is used, 6 extra chips is used for each bank, in addition to the 16 standard chips. The RAM circuits shall be 120 ns dynamic RAM. Example: HM60256P-12 or equivalent.

Banks 3 2 1 0

EDC area.
6 chips per bank

Main memory area.
16 chips per bank

The same physical positions for the banks are used on the 2107-00 expansion memory board, with banks 4..7.

<table>
<thead>
<tr>
<th>Bank</th>
<th>Range</th>
<th>Onboard the computer board</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0.0 Mb .. 0.5 Mb</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0.5 Mb .. 1.0 Mb</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1.0 Mb .. 1.5 Mb</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>1.5 Mb .. 2.0 Mb</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>2.0 Mb .. 2.5 Mb</td>
<td>On the 2107-00 expansion board</td>
</tr>
<tr>
<td>5</td>
<td>2.5 Mb .. 3.0 Mb</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>3.0 Mb .. 3.5 Mb</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>3.5 Mb .. 4.0 Mb</td>
<td></td>
</tr>
</tbody>
</table>

The 2107-00 memory expansion is screw mounted on top of the on-board memory on distances.
Serial port expansion.

One or two serial expansion boards (5172-00) can be mounted on the chassis back plate and connected through a ribbon cable to the 4P connector on the computer board. The expansion boards are mounted above the on-board serial channels, but in the present boxes, above any expansion slots for DataBoard interfaces.

On the expansion chassis, the tty device numbers (tty04, tty05, ..., tty07 etc.) are in order, from left to right, in spite of the internal channel number order.

Expansion backplanes.

Expansion back planes are inserted in the expansion connector (6P) in the center of the computer board, with any expansion slots turned to the back above the serial channels.

Mechanically the backplane with its guides for the expansion slots are mounted on the chassis.
5. TECHNICAL DESCRIPTION

5.1 Processor, Clocks, Floating point option

Processor and system clocks

The Motorola MC68010 CPU is a 32-bit processor with 16-bit data bus and 24-bit address bus. A 4-channel DMA (MD68150) is used and an optional hardware floating point processor, described in separate sections.

The CPU clock is 10 MHz and the design allows normal memory access without wait-states, using 120 ns memory chips.

The CPU-clock is modulated to introduce a delay when:
- A byte-write is done and when
- The EDC circuit corrects a correctable memory error.

The 5 MHz peripheral clock is used for the SCC and CIO circuits.

A 20 MHz oscillator generates the CPU-clock, the peripheral clock, as well as memory refresh and other system timing signal. This frequency can be output to the expansion backplane. Alternatively, an external oscillator can be used, through the S4 jumper.

Internal clock (standard):

- 20 MHz
- S4

External clock:

- 20 MHz
- S4

A separate 16 MHz clock is used for the floppy interface and is also output on the expansion connector for VME bus applications.

A separated 32768 Hz crystal is used for the time-of-day clock.

Optical Floating Point Processor.

The NS32081 floating point processor from National Semiconductor is used as a slave processor. The CPU stores data and commands to the NS32081 registers for execution. The standard D-UNIX system software contains fully transparent support for the FPU. For programming see the NS32081 datasheet (ref 3). The FPU is accessed in the address range:

820100 - 821FF Hex.
5.2 MMU, EDC, system control

Memory management unit (MMU)

The MMU provides address translation at memory access and access protection at both memory and I/O access. Flags are provided for virtual memory support. No distinction is made between CPU and DMA accesses.

Up to 4 Mbytes logical virtual memory per process is mapped through 2048 pages registers to the 4 Mbytes physical memory. Each page is 2 Kbytes and has two levels of protection attributes and flags. Bus errors are generated by hardware at protection violation. The flags are used when swapping pages in and out on external discs. See the following figures.

Page attributes:  – Access protected page.
– Write protected page.
– User I/O permit (Only used in I/O-space)

Page flags:  – Page has been accessed.
– Page has been modified.

Write protected pages can be shared between different processes for efficient use of the physical memory.

A separate user PERMIT* signal can be set for each process to allow a process in user mode to access certain system resources outside of the I/O-space on connected expansion systems. The expansion system logic shall ignore any access without the PERMIT* signal, which will generate a bus timeout error to be trapped by the system.

Direct addressable map registers in hardware for up to 16 different processes speed up context switching. Only when more than 16 processes are active, some of the map registers need to be changed during context switch.

MMU principle

A two-stage mapping principle is used where a 4-bit context register indicates the process. Each process can have up to 128 logical memory segments, each covering a logical area of max 32 kb in up to 16 physically discontinuous memory pages per segment.

The mapping circuits can be disabled by software for direct access to certain parts of the physical memory. This is used at power-up to allow the system to test the memory and detect the actual physical memory size.

Note! At least one group of 16 pages always has to be "Nonexisting" to allow the system program to direct non-allocated logical segments to a "non-existing" area. Any access to this area will then by hardware generate a bus error to be trapped by the system program.

Note! The hardware automatically selects the process 0 registers when executing in system mode.

The MMU registers are only accessible in system mode and are located in the system control space.
Memory map principle:

Logical address: 22221111111

Addr. space select

Process select 4 bits

.Data CONTEX 4 bits 7 bits (0..15) (0..127)

Data 0..15

EDC enable

SEGMENT One of 2048

15 7 bits 4 bits (0..127) (0..15)

PAGE REG. One of 2048:

Data 0..15

Attributes (2)

Flags (2)

Physical address:

Attributes in bits 15,14:
0: Write protected page.
1: Read/write memory.
2: Non-existing (Not allocated page).
3: User I/O-permit (Used in I/O space).

The flags are:
Bit 13: Page has been modified by write.
Bit 12: Page has been accessed.

General addr. spaces: 0..4 MB A23:A22 = 0:0 Memory access
4..8 MB A23:A22 = 0:1 Expansion area
8..12 MB A23:A22 = 1:0 System control
12..16 MB A23:A22 = 1:1 1/O-space
Accessing the MMU registers:

As each process has its own segment and page registers, the context register must always be set up to the process number (0..15) before accessing the segment or page registers of this process.

**CONTEXT:** Select one of 16 processes by the CIO port B, bits 0..1.

Access address: \[80010\times\text{Hex (Byte mode)}\]

<table>
<thead>
<tr>
<th>Data</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0..D3</td>
<td>Process 0..15.</td>
</tr>
<tr>
<td>D4</td>
<td>(1) PERMIT: User mode access permit signal to expansion connector.</td>
</tr>
<tr>
<td>D5</td>
<td>(1) Enable EDC interrupt on correctable memory errors. Also disables MAN reading. (0) Disable EDC interrupt and enable reading the MAN input, using CIO port bit 4.</td>
</tr>
<tr>
<td>D6,D7</td>
<td>MMU-mode. Shall be 0 (zero) at MMU access.</td>
</tr>
</tbody>
</table>

**SEGMENT:** First select the process with the context register. Then the segments of this process are accessed. Within a process, the logical address bit A21..A15 selects one segment.

Access address: \[\text{Segment = 0..127.}\]

\[800000 + \text{Segment} \times 8000 \times \text{Hex (Word mode)}\]

<table>
<thead>
<tr>
<th>Data</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0..D6</td>
<td>Segment pointer 0..127. Selects a group of 16 page registers.</td>
</tr>
<tr>
<td>D7..D14</td>
<td>Ignored</td>
</tr>
<tr>
<td>D15</td>
<td>(0) EDC checking enable in this segment. (1) EDC checking disabled.</td>
</tr>
</tbody>
</table>

**PAGE:** First select the process with the context register. Then the pages of this process are accessed. Within a process, the segment select (A21..A15) and the page select (A14..A11) defines the physical address.

Access address: \[\text{Segment = 0..127, Page = 0..15.}\]

\[800000 + 80 + \text{Segment} \times 8000 + \text{Page} \times 800 \times \text{Hex (Word mode)}\]

<table>
<thead>
<tr>
<th>Data</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D9..D10</td>
<td>Physical address bits A21..A11 of the page.</td>
</tr>
<tr>
<td>D11</td>
<td>Unused</td>
</tr>
<tr>
<td>D12</td>
<td>Flag: Set 1 when the page is ACCESSED.</td>
</tr>
<tr>
<td>D13</td>
<td>Flag. Set 1 when the page is MODIFIED.</td>
</tr>
<tr>
<td>D15,D14</td>
<td>Attributes:</td>
</tr>
<tr>
<td>0 0</td>
<td>Write protected</td>
</tr>
<tr>
<td>0 1</td>
<td>Accessible read/write RAM</td>
</tr>
<tr>
<td>1 0</td>
<td>Non-existing page</td>
</tr>
<tr>
<td>1 1</td>
<td>User I/O-space permit (Only used in I/O-space)</td>
</tr>
</tbody>
</table>
Memory access with disabled mapping

With disabled mapping, the address bits A18..A1 are always set high by the hardware, giving access to one 2 Kbytes page at each 512 Kbytes physical memory boundary for memory testing at system power-on. In addition, the Boot-PROM is always accessed at 'read' below 64 kb when mapping is disabled.

The physical memory accessed with mapping disabled will be:

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16 Kb Boot-PROM (accessed by any address &lt; 64K)</td>
</tr>
<tr>
<td>512</td>
<td>514 Kb 2 Kb RAM area</td>
</tr>
<tr>
<td>1024</td>
<td>1026 Kb &quot;-&quot;</td>
</tr>
<tr>
<td>1536</td>
<td>1538 Kb &quot;-&quot;</td>
</tr>
<tr>
<td>2048</td>
<td>2050 Kb &quot;-&quot;</td>
</tr>
<tr>
<td>2560</td>
<td>2562 Kb &quot;-&quot;</td>
</tr>
<tr>
<td>3072</td>
<td>3074 Kb &quot;-&quot;</td>
</tr>
<tr>
<td>3584</td>
<td>3586 Kb &quot;-&quot;</td>
</tr>
</tbody>
</table>

The flags in the MMU are not updated when accessing a memory area with mapping disabled. This enables write/read tests also of the map registers.

Physical address: 2 2 2 2 2 1 1 1 1 1 1 1 1 1

w - s s s l l l l l l l a a a a a a a a -

A10..A0 always direct.

A18..A1 are all set to one (1) when mapping is disabled.

A21..A19 are direct from logical address when mapping is disabled.

A23=0 indicates the attribute Write enable
Memory matrix

The main board is equipped with 2.0 Mbytes dynamic RAM memory in 88 chips with 256 bits each.

The onboard logic for error detection and correction (EDC) requires 6 extra bits per 16-bit word.

The memory is divided into 4 memory banks, each 512 Kbytes. Within each bank, each chip provides one bit per data word.

Bank 0: Address range 0 .. 512 kbytes.
        Data bits 0 1 ... 15  EDC bits 0 ... 6
        Card position 25D 34D ... 10D 9D .. 4D

Bank 1: Address range 512 kb .. 1.0 Mbytes.
        Data bits 0 1 ... 15  EDC bits 0 ... 6
        Card position 25C 24C ... 10C 9C .. 4C

Bank 2: Address range 1.0 Mbytes .. 1.5 Mbytes.
        Data bits 0 1 ... 15  EDC bits 0 ... 6
        Card position 25B 24B ... 10B 9B .. 4B

Bank 3: Address range 1.5 Mbytes .. 2 Mbytes.
        Data bits 0 1 ... 15  EDC bits 0 ... 6
        Card position 25A 24A ... 10A 9A .. 4A
Error Detection and Correction Logic

At each memory write, the EDC logic automatically calculates and writes the 6 EDC checksums for each word.

At each memory read, these bits are compared with the data bits. 1-bit and 2-bits errors can be detected, in which case the error address and the error type are stored in the Error Detection Status Register.

The EDC checking can be enabled/disabled separately for each logical memory segment, using bit 15 in the segment registers. Bit 15 = 0 enables EDC.

1-bit errors are automatically corrected, but an interrupt is generated to the CPU, if enabled, to allow the system program to read the Error Detection Status Register. Interrupt is enabled/disabled by bit 5 in the CIO-port B.

2-bit errors are fatal and cannot be corrected. A bus error is generated. Bus errors during DMA access are trapped by the DMA, which only aborts any ongoing transfer.

As an option, it is possible to replace the EDC-check with parity check logic, requiring only 1 extra check bit per data word.

Error Detection Status Register

This 16-bit register contains information describing the type of error and the memory location of the last error detected by the EDC logic.

The contents of the EDS register is undefined if no error has occurred or when the EDC logic is disabled (or not included in the system).

The access address to the EDC register is: 810100 Hex.

Note! The watchdog counter is reset by reading the EDS register.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

D S c c c c c c 0 0 B B B A A A

D = 1 Uncorrectable error (2-bit).
S = 1 Correctable error (1-bit). Also set at 2-bit errors.
cccccc Syndrome code (CS..CO), indicating the error type. See the EDC logic documentation (ref 8) for details.
BBBBAA Physical address bits A21..A16 of the error location. BBB is the memory bank (512 kb).
System control

The system control block provides all system control functions like accessing the MMU tables, context switching, interrupt control, DMA setup, watchdog support, support for system diagnostics and accessing the optional floating point processor. The system control address space is accessible in system mode only (area 8..12 MB).

General system control is performed through a CIO circuit (28536A).

The three CIO counters (1, 2 and 3) are available for system timing. As standard, counter/timer 3 is used for system interval timing. Note however that the serial channels (SCC) have a higher interrupt priority than the CIO.

The CIO port A is used to detect interrupt signals from the SASI and floppy interfaces as well as from the DataBoard extensions. 4 DataBoard interrupt levels are supported. All are at the system interrupt level 3, as the CIO generates interrupts to the CPU on this level.

The CIO port C is used to access the onboard real-time clock and the NVRAM. Both are accessed serially, with a software generated transfer clock on one bit of the CIO-port.

For details on the CIO ports A and C, see sections about interrupts, NVRAM, Real-time clock, DataBoard expansion as well as the CIO manual (ref 5).

The CIO access addresses are:

<table>
<thead>
<tr>
<th>CIO Port</th>
<th>Data Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Port C</td>
<td>800100 Hex</td>
</tr>
<tr>
<td>Port B</td>
<td>800103 Hex</td>
</tr>
<tr>
<td>Port A</td>
<td>800105 Hex</td>
</tr>
<tr>
<td>Control</td>
<td>800107 Hex</td>
</tr>
</tbody>
</table>
The CIO port B is used for general system control.

Access address: 800103 Hex for Port B data.
800107 Hex for general CIO control.

\[
\begin{array}{cccccc}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\end{array}
\]

Port B \[\begin{array}{cccc}
m & m & S & P & C & C & C \end{array}\]

Bit 0..3 Context register for process selection (Context switch).

\[\begin{array}{c}
\text{(CCCC)}
\end{array}\]

These bits are programmed as inverted outputs. Note that context register 0 is always forced by hardware, independent of the CIO, when the processor works in system mode.

Bit 4 - PERMIT*. This is an optional extra context bit, indicating if a process in user mode shall be able to access certain system resources outside of the normal I/O-space.

\[\begin{array}{c}
\text{Bit 4 high(1) => PERMIT*}
\end{array}\]

The PERMIT* signal is output on the expansion connector and logic on the expansion system shall detect access violation. In system mode, this signal is always output.

MAN input. At power up, the CIO bit 4 is set up for input and will read the status of the MAN switch on the control keyboard (manual start-up mode). The MAN input signal is disabled when CIO-B bit 5 is set to 1.

MAN is read as bit 4 = 1.

Bit 5 \[\begin{array}{c}
\text{(E)}
\end{array}\]

High(1): Enables interrupts from the EDC logic and disables the MAN input signal to CIO B:bit 4.

Low(0): Disables EDC interrupts and enabled reading the MAN signal on CIO B:bit 4.

Bit 6..7 \[\begin{array}{c}
\text{(mm)}
\end{array}\]

These bits select one of 4 possible mapping modes. See the section about system boot for details.

Bit 7 high(1) will turn on the ERR LED on the control panel and enable the bootPROM.

Bit 7 Bit 6
\[
\begin{array}{c|c}
1 & 1 \text{ BootPROM enable, MMU disable. (Start-up).} \\
1 & 0 \text{ BootPROM enable, MMU enable.} \\
0 & 1 \text{ No bootPROM, MMU enable. Software generated power-off output signal, unless the control panel switch (POWER ON*) still is closed.} \\
0 & 0 \text{ No bootPROM, MMU enable. (Normal execution).}
\end{array}
\]
5.3 Boot-PROM and start up. Interrupt system, Bus errors, Watchdog

**Boot-PROM and Power-up sequence.**

The system is restarted about 1 second after power-on or after a re-set signal from the control panel switch or the watchdog circuits.

The Boot-PROM is one 27128 EPROM (16 Kbytes) with a start-up program, which at power-on automatically is mapped in from address 0 and up. All read accesses below 64K, during this phase, will access the boot-PROM.

The following sequence must be followed by the boot program at power up. Compare the table for the CIO port B on the last page.

1 - Power-on will enable the bootPROM and disable the MMU circuits, allowing direct access to the physical memory (Transparent mode).
   . Read at address <64K accesses the boot-PROM.
   . 7 pages (each 2 Kbytes size) in the physical memory are accessed directly for memory test. 0.5Mb, 1 Mb, 1.5 Mb, 2 Mb, 2.5 Mb, 3 Mb, 3.5 Mb.
   . No access attributes or flags in the MMU are used.
   . The EDC logic is disabled and the WAN switch can be read from the control panel.

2 - Set up the CIO ports.

3 - Test the memory and MMU circuits in transparent mode (MAP disabled).

4 - Enable MMU and set up map segments and registers to access low RAM at a high logical address (>64 Kbytes).
   Enable the EDC logic on the used memory segments by bit 15 in the MMU segment number.

5 - Copy the program from the BootPROM to RAM and compare to ensure correct copying.

6 - Reset the map registers to access low RAM with low addresses.

7 - Disable the bootPROM. Now the copy in RAM will be accesses at the same address and the program can continue to load the operating system.
Interrupt system

The interrupt system provides 7 system interrupt levels and 8 extended interrupt priority levels. Additional secondary levels can be added, using interrupt scanners on a DataBoard expansion.

Vectored interrupts are provided on the levels 2, 3, 4 and 5. Levels 1, 6 and 7 have auto-vectors. The 808010 CPU interrupt acknowledge cycle can be simulated for diagnostics.

The access address to the CIO port A for the extended interrupt detection is:

- 800102 Hex for port A data.
- 800107 Hex for general CIO control.

Below the interrupt levels are described, with the highest priority first:

**IRQ7**: NMI* Non-maskable interrupt from the watchdog early warning signal or from an optional external button, as selected by the jumper S5.

**IRQ6**: Power-fail warning (ACLOW*) from the power supply.

**IRQ5**: Reserved. From the expansion slot.

**IRQ4**: Serial communication channels. Interrupt vectors from the SCC and daisy chaining provides separate priorities with channel 0 highest.

**IRQ3**: CIO system control, with the following internal priorities. Port A decodes extended interrupts. If an external DataBoard interrupt scanner is used, it shall be connected to the XIRQ5* DataBoard interrupt.

**Counter/timer 3**: Normally used as system interval counter.
- Port A Bit 7 SASI 0 interface.
- Bit 6 SASI 1 interface.
- Bit 5 XIRQ5* DataBoard expansion (or scanner).
- Bit 4 XIRQ4* DataBoard expansion.
- Bit 3 XIRQ3* DataBoard expansion.
- Bit 2 XIRQ2* DataBoard expansion.
- Bit 1 XIRQ1* Graphics system expansion. This input shall be edge triggered.

**Counter/timer 2**: General counter/timer.
- Port B System control. No interrupts are used.
- Counter/timer 1 General counter/timer.
- Port C NVRAM/RTC access. No interrupts used.

**IRQ2**: Reserved. From the expansion slot.

**IRQ1**: Correctable memory error from the EDC-logic. This interrupt can be disabled by bit 5-0 in CIO-port B. UN-correctable errors generate bus-error and not interrupt.
Bus errors, Bus timeout

The hardware generates a bus error (BERR*) signal on the following conditions. It enables full support for the memory management with virtual memory as well as for the error detection and correction logic.

Note that bus errors caused by DMA accesses are trapped by the DMA and not the CPU. The DMA will then be aborted and the system program should detect the error by reading the appropriate register flag in the DMA.

Bus errors are generated at:

- Attempt to execute program code within the system control or I/O-spaces.

- Attempt to access system control space in user mode.

- Attempt to access an I/O-device or an I/O-device group in the I/O-space in user mode without access permission through the MMU logic. Appropriate MMU flags will be set for identification.

- Bus timeout at an attempt to access reserved space in user mode (through the expansion connector) without the PERMIT# code (bit 4 in CIO port B).

- Attempt to access a logical memory page, defined in the MMU as non-existing. The 'accessed' flag will be set for virtual memory handling.

- Attempt to write to a write-protected logical memory page. The 'updated' flag will be set for identification.

- Bus-timeout (7.5 microseconds) at an attempt to access a non-implemented physical address.

- Uncorrectable memory error, detected by the ECC logic. The error address and type can be read in the Error Detection Status register. Correctable errors will only generate interrupt, if enabled.

<table>
<thead>
<tr>
<th>Logical address space:</th>
<th>16 Mb</th>
<th>I/O-space including also DataBoard expansion</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>12 Mb</td>
<td>System control space</td>
</tr>
<tr>
<td></td>
<td>8 Mb</td>
<td>Reserved space for optional expansion</td>
</tr>
<tr>
<td></td>
<td>4 Mb</td>
<td>Program/data memory</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
Watchdog with early warning

The watchdog counter generates a system reset unless regularly pushed by software (within 0.8 seconds interval).

The watchdog can be pushed only in system mode by reading at the address of the EDC error status register.

Access address to the watchdog (and EDC) is: 810100 Hex.

An early warning signal is generated after half the watchdog time (0.4 sec). This signal can generate a non-maskable interrupt if enabled by the jumper S3. The optional external NMI switch should not be used when the early warning signal is enabled.
5.4 Real-Time clock, NVRAM

Real-Time clock for time-of-day

The MEM E050-16 real time clock (RTC) circuit is accessed serially through the CIO-port C. It is only accessible in system mode. Note, that also the NVRAM is accessed through the CIO-port C. The port C data bits 2 and 3 select either device.

A 2.4V battery (type GE 013) is used for battery backup and retains the timing at power-off during at least 30 days.

A separate 32768 KHz crystal controls the timing. A tuning capacitor is provided for adjustments (C121), which is near the 5 1/4" floppy connector.

For programming details, see the manual for the MEM E050-16 circuit (ref 7). Below is a short general description.

Time data is transferred serially, using bit 0 in the CIO-port C as a transfer clock and bit 1 to transfer the data bit by bit.

The RTC-circuit contains 6 time registers, each with one byte of data. A 4-bit command sent to the RTC selects a register and read/write operation, either for single byte transfer or for transfer of all 6 registers. If all registers are transferred, they are in the order: Hour, Minutes, Date, Month, Year, Day-of-week, Seconds.

<table>
<thead>
<tr>
<th>Registers</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Seconds</td>
</tr>
<tr>
<td>1</td>
<td>Minutes</td>
</tr>
<tr>
<td>2</td>
<td>Hours</td>
</tr>
<tr>
<td>3</td>
<td>Date</td>
</tr>
<tr>
<td>4</td>
<td>Month</td>
</tr>
<tr>
<td>5</td>
<td>Day-of-week</td>
</tr>
<tr>
<td>6</td>
<td>Year</td>
</tr>
<tr>
<td>(7) Selecting register 7 gives transfer of all registers</td>
<td></td>
</tr>
</tbody>
</table>

The access address is: 800100 Hex for port C data.
800107 Hex for general CIO control.

<table>
<thead>
<tr>
<th>RTC</th>
<th>Pin</th>
<th>CIO port C</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock</td>
<td>2</td>
<td>Bit 0 (Bidirectional)</td>
</tr>
<tr>
<td>Data IN</td>
<td>3</td>
<td>Bit 1 (Select RTC-clock)</td>
</tr>
<tr>
<td>Data Out</td>
<td>4</td>
<td>Bit 3 = 0 (Deselect NVRAM)</td>
</tr>
<tr>
<td>Chip select</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

Chip select: Low(0) to activate the RTC. High between commands.

Clock: Bit-transfer clock. Rising edge transfers one data bit into the RTC, falling edge transfers a bit when reading from the RTC.

Data: Bidirectional data port.

Bit 3: = low(0) to dis-select the NVRAM.

Note: Data bits 4..7 on the CIO port C is a protect mask, when writing to the port. See the CIO datasheet.
NVRAM Non-Volatile RAM for parameter storage

For non-volatile storage of 12 bytes of boot parameters, an NVRAM circuit of the type MMC9306 is used.

Data is erased/read/written as 16-bit words serially, using the CIO port C. It is only accessible in system mode. A word must be erased before writing new data. Erasing can also be done of the entire NVRAM with one command.

For programming details, see the manual for the MMC9306 circuit (ref. 6). Below is a short general description. Note that also the real-time clock is accessed through the CIO-port C. The port C data bits 2 and 3 select either device.

Commands and data are transferred serially, using bit 0 in the CIO-port C as a transfer clock and bit 1 to transfer the data bit by bit.

Available commands are:

- READ  Read one 16-bit word
- WRITE Write one 16-bit word
- ERASE Erase one 16-bit word
- ERAL, Erase the entire NVRAM
- EWDS Disable erase/write
- EWEN Enable erase/write

The access address is: 800100 Hex for port C data.
800107 Hex for general CIO control.

<table>
<thead>
<tr>
<th>NVRAM</th>
<th>CIO port C</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock</td>
<td>Bit 0</td>
</tr>
<tr>
<td>Data IN</td>
<td>Bit 1 (Bidirectional)</td>
</tr>
<tr>
<td>Data Out</td>
<td>Bit 2 = 1 (Deselect RTC-clock)</td>
</tr>
<tr>
<td>Chip select</td>
<td>Bit 3 (Select NVRAM)</td>
</tr>
</tbody>
</table>

Chip select: High(1) to activate NVRAM. Low between commands.
Clock: Bit-transfer clock. Rising edge transfers one data bit.
Data: Bidirectional data port.
Bit 2: = high(1) to dis-select the real time clock.
Note: Data bits 4..7 on the CIO port C is a protect mask, when writing to the port. See the CIO datasheet.
5.5 Serial channels, DMA, SASI, Floppy

Serial communication channels

Four (4) serial channels are available on the main board in two SCC circuits (28530A).

Up to 3 expansion boards (type 5172-08) can be connected, each with 4 channels, but with the present mechanical design only 2 boards can be mounted. Thus up to 12 serial channels are available. If more serial channels are required, use the DataBoard expansion possibility.

Channel 1 (SCC 0, port B) = /dev/console
Channel 0 (SCC 0, port A) = /dev/lp      (line printer)
Channel 2 (SCC 1, port B) = /dev/tty03
Channel 2 (SCC 1, port A) = /dev/tty02

The 4 onboard channels support both synchronous and asynchronous communication, but the expansion channels (on 5172-08) can only use asynchronous communication. Instead they contain a special hardware split-speed generator.

Any serial channel (one at a time) can use DMA channel 3 for data transfer, which gives excellent support for local area networks.

Interrupt requests are on level 4 and each channel can be programmed to give separate interrupt vectors.

The peripheral clock, controlling the SCC circuits, is 5 MHz, allowing baudrate generation up to 19200 baud in asynchronous mode.

The serial channels can be access protected in user mode through the MMU attributes. Access enable in user mode can be defined for a process in the appropriate MMU register. All serial channels are affected as a group by a protection attribute.

For programming details, see the SCC manual (ref 4).

The access addresses to the serial channels are as below. Byte mode shall always be used at access.

<table>
<thead>
<tr>
<th>Address: FC00nn Hex, where the Hex-digits ‘nn’ indicates the channel number and data/control selection.</th>
</tr>
</thead>
<tbody>
<tr>
<td>n 0..7: SCC-chip (Each with 2 ports).</td>
</tr>
<tr>
<td>FC00nl 1 : Port B Control</td>
</tr>
<tr>
<td>FC00n3 3 : Port B Data</td>
</tr>
<tr>
<td>FC00n5 5 : Port A Control</td>
</tr>
<tr>
<td>FC00n7 7 : Port A Data</td>
</tr>
</tbody>
</table>

Example: console: SCC 0, Port B: Control with FC0001 Hex (Ch. 1) Data with FC0001 Hex
tty02: SCC 1, Port A Control with FC0015 Hex (Ch. 2) Data with FC0017 Hex
DMA logic

The HD 68450 DMA controller is used. Four DMA channels can work simultaneously, supporting data transfer between the memory and the following I/O-devices or for "fly-by" transfer between two I/O-devices. Alternatively any channel can be used for memory to memory transfers.

<table>
<thead>
<tr>
<th>Channel</th>
<th>Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SASI interface 0.</td>
</tr>
<tr>
<td>1</td>
<td>SASI interface 1.</td>
</tr>
<tr>
<td>2</td>
<td>Either floppy interface.</td>
</tr>
<tr>
<td></td>
<td>or DataBoard interface (one at a time).</td>
</tr>
<tr>
<td>3</td>
<td>One serial communication channel at a time.</td>
</tr>
</tbody>
</table>

The DMA addresses memory and I/O through the MMU logic, with full protection. DMA control access is only allowed in system mode. Memory pages used at DMA must be locked in memory.

The maximum block size used is 32 kbytes with the present software, using one MMU segment register per DMA channel.

If an uncorrectable memory error occur during a DMA memory read cycle, the channel operation will be immediately aborted. The bus error signal does in this case not reach the CPU. After DMA abort, timeout will interrupt the CPU, which can detect the abortion in a DMA register and perform suitable corrections. If a device is accessed, it will still wait for more data.

DMA channel 0 and 1, accessing the SASI interfaces, must be programmed for:

- Single address
- Word operand
- Burst mode

The other channels must be programmed for:

- Dual address
- Byte operand
- Cycle stealing mode

Access to the DMA-registers from the CPU is in word mode. For details, see the manual for the DMA circuit (ref 2).

The access addresses are: 830100 - 8301FF Hex, accessing 256 DMA register addresses (0..255).
SASI interfaces

Two entirely independent SASI interfaces are provided on the board, accessed with separate DMA channels and with different interrupt levels to achieve maximum performance.

The two SASI interfaces can have different user mode protections through the MMU logic. However, the direct DMA control can only be performed in system mode.

The interfaces are designed to be SASI bus masters only and up to 8 slave devices can be connected to each interface.

Internal buffers on the SASI interfaces enable the use of burst mode in DMA transfer and direct writing of commands strings from the CPU without waiting for byte-wise transfer, minimizing the overhead of the system. The buffer area in each interface has 16 words (32 bytes) for commands or data, directly addressable from the CPU or DMA in word mode. External transfer on the SASI bus is in byte mode. Full hardware support for DMA enables transfer block sizes up to 32 kb.

The DMA transfer speed can be up to 4 Mbytes/sec. The external transfer rate for buffered data is limited by about 100 ns delay per byte for the REQ* / ACK* signals and by the DMA transfer to/from the buffer, taking about 10 microseconds per 32 byte block. This design enables support for 5 Mbytes/sec Winchester drives using interleave factor 1, while the DMA will occupy the system bus only 15% of the time.

The interfaces include certain test functions, by which external device signals can be simulated for automatic hardware tests.

<table>
<thead>
<tr>
<th>The accesses addresses to the SASI interfaces are:</th>
</tr>
</thead>
<tbody>
<tr>
<td>SASI 0 Buffer (0..15): FD5000-FD501F Hex (Word mode)</td>
</tr>
<tr>
<td>Status reg: FD5080 Hex (Word mode)</td>
</tr>
<tr>
<td>Control reg: FD5080-FD509F Hex (Word mode)</td>
</tr>
<tr>
<td>SASI 1 Buffer (0..15): FD6000-FD601F Hex (Word mode)</td>
</tr>
<tr>
<td>Status reg: FD6080 Hex (Word mode)</td>
</tr>
<tr>
<td>Control reg: FD6080-FD609F Hex (Word mode)</td>
</tr>
</tbody>
</table>

Control register:

| D15 | (0), High(1) simulates BSY* in. (Test only) |
| D14 | (0), High(1) simulates I/O* in. (Test only) |
| D13 | (0), High(1) simulates REQ* in. (Test only) |
| D9  | (1) Release RST* out signal, (1=Send RST*) |
|     | RST* is also sent at system reset. |
| D8  | (1) GO command, (0) Release GO. |
|     | NOTE: Access address = buffer pointer start value at the GO command. |
| D7..D0 | 0..128 SASI device select code. Use only values 0,1,2,4,8,16,32,64,128. |

Status register:

| D15 | (1) Interrupt request active. |
| D14 | (0) SASI BSY* input active. |
| D9  | SASI I/O* input 0=In, 1=Out to device. |
| D8  | (1) Buffer empty(at send), full(at receive). |
| D7..D5 | Always 0. |
| D4..D0 | Buffer pointer 0..15. |
SASI communication principle

The 16-word buffer on a SASI interface is accessed as 16 words of memory. Note that the buffers MAY NOT be accessed by the CPU during the transfer phase, if DMA supports the transfer.

The procedure is as follows. The details on the access addresses and bit assignments are given in the programming section.

1- The status is checked to assure that no device is active on the SASI bus. (Command address STAT).

2- A command block is loaded to the buffer at a position leaving the last command byte at the end of the buffer. This enables the hardware to detect when the entire command has been sent.

3- The DMA channel (0 or 1, depending on which SASI interface is used) must be programmed for the desired block length (up to 32 KB) and in/out-direction, using single address and burst mode.

4- A GO command is given at a command address (CTRL), which in the address includes a buffer pointer (0..15) to the first byte to transfer. Data in the GO command shall contain also the device select byte for the external device to access.

Now a select sequence is performed automatically, followed by the transfer of the command and any requested data. The transfer is controlled by the REQ*/ACK*/BSY*/I/O* signal lines from the external device.

When the buffer is empty after sending a command or a 16-word block of data, or when the buffer is full after receiving a block of data, the "buffer full/empty" condition is set. This condition is used to issue a DMA request to load or unload the buffer.

The buffer pointer can at any time be read by the command STAT, together with other status information.

5- After the data transfer phase, the external device sends two bytes of status information. These are sampled in the first two bytes of the buffer, after which the device releases the BSY* signals. Disconnecting BSY* results in an interrupt to the CPU and a CTRL command shall be issued to clear the GO command bit. Clearing GO clears the interrupt request and allows reading the status bytes from the buffer. The CPU can by a STAT reading check the word count to assure that there really are two bytes in the buffer. The external device may also issue the two status bytes and disconnect at an error.
Floppy disc interface

The onboard floppy interface supports two 8 inches drives and two 5 1/4 inches drives. Only one at a time can be accessed. Required drive select numbers are:

- 8"  Device 0 and 1
- 5 1/4" Device 0 and 1

The DMA channel 2 is shared between the floppy interface and the DataBoard interface expansions.

The floppy interface can be accessed in user mode if unprotected in the MMU logic, but the DMA control requires system mode.

A WD1797 floppy controller circuit is used. Below, is described special features on the interface, but refer to the WD1797 documentation (ref 9) for programming details.

In addition to the WD1797, a interface control register shall be set up, containing parameters like drive selection, motor control, data rate and others. A status register indicates if a disc has been replaced or if the disc is dual or single sided.

The access addresses are:

- FDB001 Hex for WD1797 command/status register.
- FDB003 Hex for WD1797 track register.
- FDB005 Hex for WD1797 sector register.
- FDB007 Hex for WD1797 data register.
- FDB083 Hex for the control and status registers.

**Control register:**

- D15, D14 Ignored.
- D13 (1) Low current.
- D12 (1) Postcompensation ON for 8" drives (LOI*).
  (1) Select motor speed 360 rpm on 5" drives.
  (0) on 5" drives gives 100 rpm.
- D11 (1) Motor on.
- D10 (1) Select 5 1/4" drive. (0) = 8" drive.
- D9 (1) Select drive number 1 (SEL1*).
- D8 (1) Select drive number 0 (SEL0*).
- D7..D6 Precompensation code (8" drives)
- D5, D4 Ignored.
- D1 (1) 250 KHz, (0) 500 KHz data rate.
- D2 (1) Head load time elapsed.
- D1 (1) Single density (FM), (0) = Double density.
- D0 (0) Reset WD1797

**Status register:**

- D15..D8 Unspecified
- D7 (1) Diskette has been changed.
- D6..D1 Unspecified.
- D0 Dual sided diskette.
Jumper for the 5 1/4 inches floppy drive

For the 5 1/4 inches floppy connector, the S6 jumper shall be set for the correct configuration. The HOLD* output signal is normally output on the connector pin 4.

S6 □□□ HDLD* out on 5" connector pin 4 (Standard).
S6 □□□ No HDLD* signal output on 5" connector.

Floppy drive types

Different types of floppy drives and diskette types can be accessed, using different parameters. Software is available which can detect the format of a diskette by varying the parameters until it is possible to read the diskette. Generally single density 5 1/4" diskettes (160 KB and 80 KB) are not supported.

The abbreviations are: DS/SS Double/Single side
DD/SD Double/Single density
DT/ST Double/Single track (80/40)

<table>
<thead>
<tr>
<th>8&quot;</th>
<th>DS DD</th>
<th>1 Mbytes (Standard)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SS SD</td>
<td>256 Kbytes (old IBM 3270)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Standard data rate: 500 KHz</td>
</tr>
</tbody>
</table>

| 5 1/4" | DS DD DT (80 tracks) | 730 Kbytes (Standard) |
|        | DS DD ST (40 tracks) | 320 KB |

On DT-drives single track double density diskettes can only be read, not written.

Normal data rate: 250 KHz (512 bytes/sector and 9 sectors per track).
Motor speed: 300 rpm

<table>
<thead>
<tr>
<th>5 1/4&quot;</th>
<th>IBM-PC/AT format with 1.2 Mbytes/diskette, which uses higher data rate and a special motor speed selected by signals to the drive.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DS DD DT</td>
</tr>
<tr>
<td></td>
<td>Data rate:</td>
</tr>
<tr>
<td></td>
<td>Motor speed:</td>
</tr>
</tbody>
</table>
5.6 DataBoard, General expansion

DataBoard expansion support

The onboard logic includes support for efficient handling of DataBoard expansion systems.

Clock signals are provided to allow logic on the expansion backplane to issue an automatic sequence CS* strobe to select one DataBoard I/O-card for each data byte transferred.

Any interface card is separately protected or accessible in user mode through the MPU logic.

Four (4) direct DataBoard interrupt levels are supported, through the CIO-port A with the direct interrupt level IRQ0*. On the expansion backplanes, support signals are generated to handle an external interrupt scanner, to provide individual detection of interrupts from up to 32 DataBoard interfaces. The 4202 and 4203 boards are used for external interrupt scanning.

The DMA channel 7 is shared between the floppy interface and any DataBoard expansion. One DataBoard interface or one floppy drive at a time can use DMA.

Card presence detection (CSB)

I/O-card detection logic on the expansion backplane returns information (CSB) regarding the presence of selected I/O-cards, including the interrupt levels, both the direct level and any external expansion. To enable this, each DataBoard I/O-slot has separately wired CSB* and INT* wires. Note that only I/O-cards, generating a CSB* signal can be used with interrupt.

Addressing commands

A DataBoard interface is accessed in the system I/O-space, with the DataBoard card select code and I/O-strobe number in the address. The data bits (8-bits) for the transfer is on the low data bus internally (D0..D7). One address bit (A6) indicates a special I/O cycle, used to access the card detection logic (CSB) or to generate special strobos (EXP*) for an external interrupt scanner. For more details, see the programming section and also the datasheet for the expansion backplane used (example: 5173-00).
Access addresses for DataBoard expansion

The access address to a port on the DataBoard expansion is in the range FE0001 - FFFFFF Hex. Address one DataBoard interface with the address below. Byte mode shall be used.

\[
\text{FE0001} + (\text{CS} \text{ AND } \text{3F}) \times 800 + (\text{CS} \text{ AND } \text{C0}) + (\text{Strobe}) \times 4 \text{ Hex}
\]

**CS** Bits 0..5 select one I/O-board (0..63).

- Bit 6 is set (1) to generate the special I/O cycle for CSB detection and communication with the optional interrupt scanner.
- Bit 7 is used by some DataBoard interfaces to selecting a secondary channel.

**Strobe** With CS* bit 6 = 0, a standard DataBoard strobe:

<table>
<thead>
<tr>
<th>Strobe</th>
<th>Read</th>
<th>Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>INF*</td>
<td>OUT*</td>
</tr>
<tr>
<td>1</td>
<td>STAT*</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>OPS*</td>
<td>C1*</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>C2*</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>C3*</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>C4*</td>
</tr>
</tbody>
</table>

**Special** With CS* bit 6 = 1, a special I/O-cycle is generated.

The access address A (Strobe bit 2) defines the type of action:

**Strobe <4** Read the CSB* card presence bits.
- D7 Undefined.
- D6 Undefined.
- D5 (0) XCSB5* from selected interface.
- D4 (0) XCSB4* from selected interface.
- D3 (0) XCSB3* from selected interface.
- D2 (0) XCSB2* from selected interface.
- D1 Undefined
- D0 Undefined

**Strobe >=4** Input/output with the EXP* strobe from/to the optional interrupt scanner.
General expansion support

External bus adapters can be connected to the expansion connector 6P.

The connector provides all general system signals from the CPU and DMA and in addition special support for access protection and DataBoard expansion control.

Examples of expansions are:

- Expansion for using DataBoard interfaces
- Expansion for using VME bus modules

Special support is available for DataBoard expansion as described earlier with 4 interrupt levels decoded. The DataBoard expansions are addresses in the normal I/O-space and protected by the MMU.

A PERMIT* signal is available, automatically asserted in system mode but only with MMU permission (CIO-B bit 1 = 1), in user mode. External systems may not respond to bus cycles with PERMIT* in-active.

A logical memory address area 4...8 Mb is reserved for accesses in the general expansion area and two interrupt levels are reserved.

<table>
<thead>
<tr>
<th>400000-7FFFFF Hex</th>
<th>Reserved for expansion</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRQ5*</td>
<td>Interrupt level for expansion</td>
</tr>
<tr>
<td>IRQ2*</td>
<td>Interrupt level for expansion</td>
</tr>
<tr>
<td>PERMIT*</td>
<td>Special user mode permit signal</td>
</tr>
</tbody>
</table>

For DataBoard, see previous section.
6. REFERENCES

<table>
<thead>
<tr>
<th>1. CPU</th>
<th>Motorola Semiconductor MCS8010 Microprocessor manual.</th>
</tr>
</thead>
<tbody>
<tr>
<td>2. DMA</td>
<td>Hitachi HD68450 DMA</td>
</tr>
<tr>
<td>3. FPU (option)</td>
<td>National Semiconductor NS32081 floating point processor.</td>
</tr>
<tr>
<td>4. SCC</td>
<td>Zilog Z8530A SCC serial communication controller.</td>
</tr>
<tr>
<td>5. CIO</td>
<td>Zilog Z8536A CIO counter/timer and parallel I/O-unit.</td>
</tr>
<tr>
<td>6. NVRAM</td>
<td>National semiconductor NMC 9306 256-bit EEPROM datasheet.</td>
</tr>
<tr>
<td>7. RTC</td>
<td>Microelectronic Marin MEM 8050-16 1-bit real time clock timer.</td>
</tr>
<tr>
<td>8. EDC</td>
<td>Specification of LS630 error detection and correction controller.</td>
</tr>
<tr>
<td>10. Memory expansion</td>
<td>Diab 2107-00 2 Mbytes memory expansion module datasheet.</td>
</tr>
<tr>
<td>11. Control panel</td>
<td>Diab 5175-00 Control panel datasheet.</td>
</tr>
<tr>
<td>12. DataBoard expansion</td>
<td>Diab 5173-00 expansion backplane. 3 DataBoard I/O-slots. 1 General expansion slot.</td>
</tr>
<tr>
<td>13. General expansion</td>
<td>Diab 5180-00/5181-00 expansion backplane. 4 DataBoard I/O-slots. 2 VME board slots for single eurosize boards. 1 Special expansion port.</td>
</tr>
<tr>
<td>14. DataBoard interrupt scanner</td>
<td>Diab 4202-00 and 4203-00 DataBoard expansion boards.</td>
</tr>
</tbody>
</table>
7. CONNECTORS

Power connectors L3P and LP

Positions on board:

Pinning:

L3P Standing on the board (Female)

Key on the control panel

CPIO

port B

INT 6

8 7 6 5 4 3 2 1 card

Note: An AMP connector is used.

ACLOW*: The input signal ACLOW* shall be connected to +5V logic level externally. A low signal on ACLOW* generates an interrupt for power fail detection.

POWER*: The output signal POWER* shall control power ON/OFF and can be generated by software (open collector output) or directly by closing a control panel switch.
Control panel connector (5P)

Pinning:

- (9) +5V
- (7) POWER* (Key switch)
- (5) MAN* (Key switch)
- (3) ERR LED*
- (1) 0V
- (2) 0V
- (4) USER LED
- (6) DMA LED
- (8) RST IN*
- (10) +5V

Notes: The connector is a 10-pin ribbon cable connector.
Serial V24 connectors (7P, 8P, 9P, 10P)

Position on board:

```
+-------------------------------------------+--------------+--------------+--------------+--------------+
|                                           | Card         |
| +-------------------------------------------+--------------+--------------+--------------+--------------+|
|                                           |   7P         |   8P         |   9P         |   10P        |
| +-------------------------------------------+--------------+--------------+--------------+--------------+|
| SCC1/A  | SCC1/B  | SCC0/A | SCC0/B | (CH.2)  | (CH.3)  | (CH.0)  | (CH.1)  | (tty02)  | (tty03)  | (Printer) | (Console) |
```

Finning:

```
<table>
<thead>
<tr>
<th>No.</th>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>TxD</td>
<td>Transmit data</td>
</tr>
<tr>
<td>3</td>
<td>RxD</td>
<td>Receive data</td>
</tr>
<tr>
<td>4</td>
<td>RTS</td>
<td>Request to Send</td>
</tr>
<tr>
<td>5</td>
<td>CTS</td>
<td>Clear to Send</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
<td>0V</td>
</tr>
<tr>
<td>8</td>
<td>DCD</td>
<td>Data Carrier Detect</td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>RI</td>
<td>Ring signal</td>
</tr>
<tr>
<td>11</td>
<td>DTR</td>
<td>Data Terminal Ready</td>
</tr>
<tr>
<td>12</td>
<td>TRxC</td>
<td>T/R clock (note)</td>
</tr>
<tr>
<td>13</td>
<td>RTxC</td>
<td>R/T clock (note)</td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>Logic -12V</td>
<td>The -/+12V are</td>
</tr>
<tr>
<td></td>
<td>Logic +12V</td>
<td>for jumper</td>
</tr>
<tr>
<td></td>
<td></td>
<td>purpose only.</td>
</tr>
</tbody>
</table>
```

Notes: The RxD input has a 27 kohm pulldown resistor for higher noise immunity.

The connectors are DAlSP connectors.

The serial connectors on the expansion boards (5172-00) does not include the clock signals input (TRxC, RTxC).
Connector for serial channel expansion board (4P)

Position
on board:

Pinning:

```
IE2  ←  50  o  o  49  ←  IE0
IE1  ←  48  o  o  47  ←  CB2*
CE3* ←  46  o  o  45  ←  CE4*
CE5* ←  44  o  o  43  ←  CB6*
CE7* ←  42  o  o  41  ←  IE3
  40  o  o  39  ←  C*/D
  38  o  o  37  ←  A*/E*
  36  o  o  35  ←  SWR*
  34  o  o  33  ←  ZRD*
  32  o  o  31  ←  AUX (Reserved)
  30  o  o  29  ←  REQ*
  28  o  o  27  ←  INT*
  26  o  o  25  ←  PCLK* (5 MHz)
  24  o  o  23  ←  ZIACK*
  22  o  o  21  ←  D0
   D1  20  o  o  19  ←  D2
   D3  18  o  o  17  ←  D4
   D5  16  o  o  15  ←  D6
   D7  14  o  o  13  ←  OS
    0V  12  o  o  11  ←  0V
   +12V 10  o  o  9  ←  +12V
   +5V  8  o  o  7  ←  +5V
   +5V  6  o  o  5  ←  +5V
    0V  4  o  o  3  ←  0V
   -12V 2  o  o  1  ←  -12V
```

Notes: The expansion boards 5172-00 are mounted above the internal V24 ports, using mainly identical I/O connectors DA15P. However 5172-00 does not support external clocks.

The connector is a 50-pin ribbon cable connector.
Floppy connector for 5 1/4 inches floppy (12P)

Up to two 5 1/4" drives can be connected to 12P.

Position on board:

Pinning:

```
1  2  3
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o
  o  o  o

MSC* (motor speed control)
HLDL* (or no connect)
IP* input
SELO*
SELI*
MOTOR*
DIRC*
STEP*
WD*
WG*
TRQO* input
WPRT* input
RDTA* input
SIDE*
RDY* input
```

Notes: HLDL* is normally to pin 4 through the S6 jumper (see figure). For drives, not using HLDL*, the jumper S6 can be removed. Old types of 5 1/4" drives, requiring RDY* on pin 6 can not be used.

The connector is a 34-pin ribbon cable connector.
Floppy connector for 8 inches floppy (11P)

Up to two 8 inches drives can be connected to 11P.

Position on board:

Pinning:

```
1   0   0   2  \rightarrow LOI*
3   0   0   4  \rightarrow MOTOR*
5   0   0   6
7   0   0   8
9   0   0   10 \rightarrow DSD* input
11  0   0   12 \rightarrow DCH* input
13  0   0   14 \rightarrow SIDE*
15  0   0   16
17  0   0   18 \rightarrow HDLD*
19  0   0   20 \rightarrow IP* input
21  0   0   22 \rightarrow RDY* input
23  0   0   24
25  0   0   26 \rightarrow SEL0*
27  0   0   28 \rightarrow SEL1*
29  0   0   30
31  0   0   32
33  0   0   34 \rightarrow DIRC*
35  0   0   36 \rightarrow STEP*
37  0   0   38 \rightarrow WD*
39  0   0   40 \rightarrow WC*
41  0   0   42 \rightarrow TROO* input
43  0   0   44 \rightarrow WPRT* input
45  0   0   46 \rightarrow RDTA* input
47  0   0   48
49  0   0   50
```

Notes: The connector is a 50-pin ribbon cable connector.
SCSI/SASI connectors (14P and 15P).

Two separate independent identical SASI channels.
SASI 0: 15P connector, near the serial connectors.
SASI 1: 14P connector.

Position on board:

Pinning:

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>D0*</td>
</tr>
<tr>
<td>4</td>
<td>D1*</td>
</tr>
<tr>
<td>6</td>
<td>D2*</td>
</tr>
<tr>
<td>8</td>
<td>D3*</td>
</tr>
<tr>
<td>10</td>
<td>D4*</td>
</tr>
<tr>
<td>12</td>
<td>D5*</td>
</tr>
<tr>
<td>14</td>
<td>D6*</td>
</tr>
<tr>
<td>16</td>
<td>D7*</td>
</tr>
</tbody>
</table>

Notes: Special test signals can simulate the control input signals for testing.

The connector is a 50-pin ribbon cable connector.
**Expansion connector (6P)**

Position on board: 

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>DMA</th>
<th>CPU</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0 o</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 o</td>
</tr>
</tbody>
</table>

Pinning:

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr>
<td>+12V</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0V</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>-12V</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>0V</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>(20 MHz) OSC</td>
<td>0</td>
<td>5</td>
</tr>
<tr>
<td>XIRQ4*</td>
<td>0</td>
<td>6</td>
</tr>
<tr>
<td>XIRQ2*</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>(CIC:87) ERR LED</td>
<td>0</td>
<td>6</td>
</tr>
<tr>
<td>IFL0</td>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>IFL2</td>
<td>0</td>
<td>11</td>
</tr>
<tr>
<td>IRQ5*</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>PERMIT*</td>
<td>0</td>
<td>13</td>
</tr>
<tr>
<td>PAF*</td>
<td>0</td>
<td>14</td>
</tr>
<tr>
<td>BG1*</td>
<td>0</td>
<td>15</td>
</tr>
<tr>
<td>FC2</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>A1</td>
<td>0</td>
<td>17</td>
</tr>
<tr>
<td>A3</td>
<td>0</td>
<td>18</td>
</tr>
<tr>
<td>A22</td>
<td>0</td>
<td>19</td>
</tr>
<tr>
<td>A20</td>
<td>0</td>
<td>20</td>
</tr>
<tr>
<td>A18</td>
<td>0</td>
<td>21</td>
</tr>
<tr>
<td>A16</td>
<td>0</td>
<td>22</td>
</tr>
<tr>
<td>A14</td>
<td>0</td>
<td>23</td>
</tr>
<tr>
<td>A12</td>
<td>0</td>
<td>24</td>
</tr>
<tr>
<td>A10</td>
<td>0</td>
<td>25</td>
</tr>
<tr>
<td>A8</td>
<td>0</td>
<td>26</td>
</tr>
<tr>
<td>A6</td>
<td>0</td>
<td>27</td>
</tr>
<tr>
<td>0V</td>
<td>0</td>
<td>28</td>
</tr>
<tr>
<td>XIGT*</td>
<td>0</td>
<td>29</td>
</tr>
<tr>
<td>RST*</td>
<td>0</td>
<td>30</td>
</tr>
<tr>
<td>DONB*</td>
<td>0</td>
<td>31</td>
</tr>
<tr>
<td>AS*</td>
<td>0</td>
<td>32</td>
</tr>
<tr>
<td>UDS*</td>
<td>0</td>
<td>33</td>
</tr>
<tr>
<td>SGACK*</td>
<td>0</td>
<td>34</td>
</tr>
<tr>
<td>FCK</td>
<td>0</td>
<td>35</td>
</tr>
<tr>
<td>0V</td>
<td>0</td>
<td>36</td>
</tr>
<tr>
<td>BCO</td>
<td>0</td>
<td>37</td>
</tr>
<tr>
<td>D14</td>
<td>0</td>
<td>38</td>
</tr>
<tr>
<td>D12</td>
<td>0</td>
<td>39</td>
</tr>
<tr>
<td>D10</td>
<td>0</td>
<td>40</td>
</tr>
<tr>
<td>D8</td>
<td>0</td>
<td>41</td>
</tr>
<tr>
<td>D6</td>
<td>0</td>
<td>42</td>
</tr>
<tr>
<td>D4</td>
<td>0</td>
<td>43</td>
</tr>
<tr>
<td>D2</td>
<td>0</td>
<td>44</td>
</tr>
<tr>
<td>D0</td>
<td>0</td>
<td>45</td>
</tr>
<tr>
<td>0V</td>
<td>0</td>
<td>46</td>
</tr>
<tr>
<td>+5V</td>
<td>0</td>
<td>47</td>
</tr>
<tr>
<td>+5V</td>
<td>0</td>
<td>48</td>
</tr>
<tr>
<td>0V</td>
<td>0</td>
<td>49</td>
</tr>
<tr>
<td>0V</td>
<td>0</td>
<td>50</td>
</tr>
</tbody>
</table>
Memory expansion connectors (2P and 3P)

Position on board:

Pinning:

<table>
<thead>
<tr>
<th>Pin</th>
<th>2P</th>
<th>3P</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes: A 2 Mbytes memory board (2107-00) can be mounted above the onboard memory.
The 3P connector is a B64-pin Euroconnector DIN41612.
The 2P connector is a 32-pin Burney connector.
8. TECHNICAL DATA

CPU: MC68010 16/32 bits processor.

Floating point processor: Socket for optional NS32081, used as slave processor.

System clock: 10 MHz CPU-clock. No wait-states are used at memory access. Clock modulation is used at byte-write cycles and at correctable memory errors. Crystal: 20 MHz. Externally generated clock can be used instead, jumper selected.

Peripheral clock: 5 MHz for the SCC circuits. 16 MHz available in the bus expansion connector.

Watchdog: Should be pushed with max 0.5 sec interval. After 0.5 sec: Early warning signal generates interrupt. After 1 sec: System reset is generated.

Size: 300 * 375 mm. The height depends on optional mounted expansions.

Environment: +10 .. +35 degrees C operating. 20% .. 80% humidity

Power requirement: +5V +/-5% 7 A without expansion +12V +/-5% 300 mA without expansion -12V +/-5% 300 mA without expansion

Power control: Output signal POWER* with open collector drive, non-isolated. Can also be direct from the control panel power switch. Active low is power-ON.

Power fail support: "Power-low" input signal (ACL0H*) can generate interrupt. TTL-level, non-isolated active low.

Memory: 2 Mbytes physical memory onboard. Up to 4 Mbytes total with 2107-00 board mounted. Memory chips: 256-bits, 120 ns access time, using type HM50256P-12 or equivalent.

Hardware ECC: Using the LS630 circuit. Modified Hamming code. 1 bit error correction, 2 bit error detection, using 6 extra bits per 16-bit word.
Memory Management

Two-level MMU, supporting up to 4 Mbytes
virtual memory per process.
Map registers for 16 simultaneous processes
for fast "context".
Direct access to physical memory in
transparent mode.
  Page size: 2 Kbytes / page
  Attributes: Not-accessible
  Write-protected
  Flags: Accessed
  Modified

I/O-MAP:

User protect attributes, with MMU, per
I/O-group. System control space is always
user protected:
  - Serial I/O,
  - SASI-0,
  - SASI-1,
  - Floppy,
  - Each "Card select" on a DataBoard
    expansion is separately protected.

All 8-bit devices are connected to the
lower half of the data bus and requires
"odd" addresses.

Expansion area:
The memory area for expansion can be user
protected with the PERMIT* signal.

Boot-PROM:

16 Kbytes in one 27128 EPROM.

NVRAM:

Non-volatile RAM (32 bytes) for parameters.
Circuit: NMC 9306.
Allows typically 10,000 erase/write cycles.

Real-Time-Clock:

MEC E050-16 real time clock circuit with
battery backup.

Battery:

2.4 V, type GE013 for the real-time clock
only.

Bus error logic:
Hardware detection of bus errors and bus
time-out (7.5 microsec).

DMA:

4 independent DMA channels, using the
HD68450 circuit.
The DMA accesses memory through the MMU.
Standard block size is 32 Kbytes with
present software support. (Max = 64 KB).

DMA ch.0: SASI-interface 0.
DMA ch.1: SASI-interface 1.
DMA ch.2: Floppy interface OR a DataBoard
interface, one at a time.
DMA ch.3: One serial channel at a time.
Each channel can alternatively be used for memory to memory transfers.

Control panel: Support signals for LED's, power-on controls and Auto/Manual selection on an optional control panel.

Connector: 10-pin ribbon cable connector with key and lock.

Serial I/O: 4 serial full duplex V24(RS232C) channels onboard, synchronous or asynchronous, using two SCC circuits (type 28530). Fully buffered, using 1488/1489 circuits.

Asynchr: 75 baud .. >19.2 Kbaud, Also split speed.
Synchr: Up to 1 Mbit/sec.

Up to a total of 12 channels, with two expansion boards (3172-00) mounted. The expansion channels only support asynchronous communication. Logically a third 3172 board could be used, but is presently not supported by the mechanical design.

Connectors: Standard DB15P connectors.

SCSI/SASI ports: 2 independant SCSI/SASI interfaces.
32 bytes = 16 words send/receive buffer.
Up to 8 slave devices can be connected per port. Only single master configuration is supported.

Connectors: 50-pin Burndy connectors with key and lock.

Floppy interface: Up to 2 minifloppy (5 1/4") drives and up to 2 floppy (8") drives can be connected. Only one drive is accessed at a time, supported by the DMA. The connectors are provided with key and lock.

Connectors: 5 1/4" - 34-pin ribbon cable connector.
8" - 50-pin ribbon cable connector.
Interrupt logic:
Level 7: (NMI*) from external button or from the watchdog early warning signal.
Level 6: Power fail warning from the power supply (ACLOW*).
Level 5: Reserved. From expansion slot.
Level 4: Serial communication channels.
Level 3: System control. From the CIO.
Extended priority levels are:
7: Internal SASI 0
6: Internal SASI 1
5: DataBoard XIRQ5*
4: DataBoard XIRQ4*
3: DataBoard XIRQ3*
2: DataBoard XIRQ2*
1: Special expansion port
0: Internal floppy interface

Level 2: Reserved. From expansion slot.
Level 1: Correctable memory error.

Bus expansion:
Connector for mounting optional expansion backplanes.
Examples:
- 5173 DataBoard adapter (3 slots)
- 5180/81 DataBoard and VME expansion.
  (2 VME and 4 DB slots)

DataBoard support:
The onboard hardware supports DataBoard I/O through an expansion backplane:
- Automatic CS* strobe at each access.
- Separate user access protection for each DataBoard interface.
- The DMA channel 2 is shared between the floppy and DataBoard expansion.
- 4 DataBoard interrupt levels supported.
  Up to 32 levels with the 4202 interrupt scanner.
Boot-PROM contents.

The Boot-PROM contains a start-up program, which does a hardware test of the system before it loads the operating system.

The Boot-PROM also contains the system serial number, which can be displayed with the DNIX command:

    uname -u